收藏本站
Lattice Semiconductor
Figure 4. CSIX Outbound Frame Transfer
c6_clk_out_N_ext
c6_parity_out_N_ext
c6_sof_out_N_ext
CSIX Level 1 IP Core User’s Guide
c6_data_out_N_ext[31:0]
1,2,3
5,6,7
65,66,
67,68
69,70,
71,72
The AC timing speci?cations for the outbound CSIX port are as follows:
Figure 5. CSIX Outbound AC Timing Speci?cations
tclk_period
c6_clk_out_N_ext
tclk_signal_valid
c6_signal_out_N_ext
Name
tclk_freq
tclk_period
tclk_signal_valid
Description
Clock frequency
Clock period
Signal valid from rising edge of clock
Min.
—
10ns
0.5ns
Max.
100MHz
—
2.4ns
The DC electrical speci?cations for the inbound CSIX port are as follows:
Name
V DDIO
V OH
V OL
I OH
I OL
Description
I/O supply voltage
V OUT high voltage
V OUT low voltage
I OUT at V OH
I OUT at V OL
Min.
2.3V
V DDIO - 0.2V
—
12mA
6mA
Typ.
2.5V
—
—
—
—
Max.
2.7V
—
0.2V
—
—
Generic FIFO Bridge Ports
The Generic FIFO Bridge interface is buried inside the FPGA. No I/O buffers are allocated to any signals of the
Generic FIFO Bridge interface. Timing speci?cations are tightly coupled to FPGA placement and routing and there-
fore cannot be documented here. However, this design has been veri?ed to route in ORCA FPGAs at a Generic
FIFO Bridge clock maximum frequency of 100MHz. Consider the following characteristics about the interface in
designing circuits to read and write frames from/to the Generic FIFO Bridge interface: 1) all outputs are clocked by
the rising edge of the clock, 2) all inputs are sampled by the rising edge of the clock, 3) all outputs originate at Q
outputs (sequential), 4) all inputs should be driven by sources that originate at Q outputs.
The table below lists various hardware aspects of the IP core’s Generic FIFO Bridge interface signals.
The following ?gures show timing diagrams for a 64-byte payload read from the Generic FIFO Bridge interface.
Note that due to a peculiar characteristic of the Block RAM based FIFO of the ORCA Series 4, read transfer timing
differs between the ?rst read after the FIFO is empty and a read anytime thereafter. The two cases are shown
below.
15
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
CSIX-PI40-O4-N1 INTERFACE IP CSIX TO PI40 ORCA 4
CT0805S14BAUTOG VARISTOR 14VRMS 0805 SMD AUTO
CT1206K17G VARISTOR 17VRMS 1206 SMD
CTB-B-B-15 CIRCUIT BREAKER ROCKER 15A SP BK
CU3225K17AUTOG2 VARISTOR AUTO 17VRMS 3225 SMD
CU3225K250G2K1 VARISTOR STD 250VRMS 3225 SMD
CV10-RP-M-0 CONN JACK STR COAXIAL SMD
CVM50XM MEMBER MOD PIC12C508/PIC12C509
相关代理商/技术参数
CSIX-PI40-O4-N1 功能描述:输入/输出控制器接口集成电路 CSIX to PI40 RoHS:否 制造商:Silicon Labs 产品: 输入/输出端数量: 工作电源电压: 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:QFN-64 封装:Tray
CSJ-100 制造商:GREENLEE TOOL CO 功能描述:Digital Open Jaw Clampmeter 制造商:Greenlee Textron Inc 功能描述:CLAMPMETER
CSJ-23 功能描述:EXTRACTION TOOL FOR SCS RoHS:否 类别:工具 >> 插入，抽取 系列:* 标准包装:1 系列:* 其它名称:0011-03-00080011-03-0008-E00110300080011030008-E11-03-0008-E1103000811030008-EQ4729393AT0980176A
CSJ32C1 制造商:未知厂家 制造商全称:未知厂家 功能描述:HC-49/US SMD Microprocessor Crystals
CSJ32C3 制造商:未知厂家 制造商全称:未知厂家 功能描述:HC-49/US SMD Microprocessor Crystals
CSJ32C5 制造商:未知厂家 制造商全称:未知厂家 功能描述:HC-49/US SMD Microprocessor Crystals
CSJ32E1 制造商:未知厂家 制造商全称:未知厂家 功能描述:HC-49/US SMD Microprocessor Crystals
CSJ32E3 制造商:未知厂家 制造商全称:未知厂家 功能描述:HC-49/US SMD Microprocessor Crystals